

Serial No. : 08/941,396  
Filed : August 28, 2001

waveform viewer/editor 87 and event waveform editor/viewer 88 in Figure 5 to monitor and modify the event based test vectors. A scheduler 216 is provided to monitor and manage tasks and communication between the event test system 82 and the simulator 190.

IN THE CLAIMS:

The following is a clean set of claims after amendment. Claims 12-20 have been amended.

1. A method of validating design of complex integrated circuits (IC) where a design process is carried out under electronic design automation (EDA) environment, comprising the following steps of:

building prototype silicon based on IC design data produced under the EDA environment;

applying event based test vectors derived from the IC design data to the prototype silicon by an event based test system and evaluating the response output of the prototype silicon;

modifying the event based test vectors by the event test system to acquire desired response outputs from the silicon prototype; and

feedbacking the modified event based test vectors to the EDA environment to modify the IC design data, thereby correcting design errors in the IC design data.

Serial No. : 08/941,396  
Filed : August 28, 2001

2. A method of validating design of complex integrated circuits as defined in Claim 1, further comprising a step of linking EDA tools including a simulator with the event based test system through a software interface.

3. A method of validating design of complex integrated circuits as defined in Claim 1, further comprising a step of extracting event format data through a testbench produced in the IC design data.

4. A method of validating design of complex integrated circuits as defined in Claim 3, wherein said step of extracting the event format data including a step of executing the testbench by the simulator and extracting the event format data from a value change dump file produced by the simulator.

5. A method of validating design of complex integrated circuits as defined in Claim 3, further comprising a step of installing the extracted event data in the event test system and generating event based test vectors using the extracted event data by the event based test system to apply the test vectors to the prototype silicon.

6. A method of validating design of complex integrated circuits as defined in Claim 1, further comprising a step of creating a new testbench based on the modified event based test vectors from the event based test system.

7. A method of validating design of complex integrated circuits as defined in Claim 1, said EDA tools including means for

Serial No. : 08/941,396  
Filed : August 28, 2001

viewing and editing waveforms derived from the testbench created in the IC design data.

8. A method of validating design of complex integrated circuits as defined in Claim 1, said event based test system including means for viewing and editing waveforms of event based test vectors extracted from a testbench created in the IC design data and means for changing clock rate and event timing data of the event based test vectors applied to the prototype silicon.

9. A method of validating design of complex integrated circuits (IC) where a design process is carried out under electronic design automation (EDA) environment, comprising the following steps of:

building prototype silicon based on IC design data produced under the EDA environment;

linking EDA tools including a simulator with an event based test system;

extracting event format data from data file resulted from executing a testbench produced in the IC design data by the simulator;

installing the extracted event data in the event test system and generating event based test vectors using the event data by the event based test system;

applying the event based test vectors to the prototype silicon and evaluating the response output of the prototype silicon;

Serial No. : 08/941,396  
Filed : August 28, 2001

modifying the event based test vectors by the event test system to acquire desired response outputs from the silicon prototype; and

feedbacking the modified event based test vectors to the EDA tools to modify the design data, thereby correcting design errors in the design data;

whereby validating the design of the IC without conducting an in-system test of the silicon prototype.

10. A method of validating design of complex integrated circuits (IC) where a design process is carried out under electronic design automation (EDA) environment, comprising the following steps of:

preparing a device model of an IC to be designed based on IC design data produced under the EDA environment;

applying event based test vectors derived from the IC design data to the device model by an event based test system and evaluating the response output of the device model;

modifying the event based test vectors by the event test system to acquire desired response outputs from the device model; and

feedbacking the modified event based test vectors to the EDA environment to modify the IC design data, thereby correcting design errors in the IC design data.

11. (Amended) A method of validating design of complex integrated circuits as defined in Claim 10, wherein said device

Serial No. : 08/941,396  
Filed : August 28, 2001

model is either dependent of a particular simulator or independent of any simulator.

12. (Amended) A method of validating design of complex integrated circuits as defined in Claim 10, further comprising a step of linking EDA tools including a simulator with the event based test system through a software interface.

13. (Amended) A method of validating design of complex integrated circuits as defined in Claim 10, further comprising a step of extracting event format data through a testbench produced in the IC design data.

14. (Amended) A method of validating design of complex integrated circuits as defined in Claim 13, wherein said step of extracting the event format data including a step of executing the testbench by the simulator and extracting the event format data from a value change dump file produced by the simulator.

15. (Amended) A method of validating design of complex integrated circuits as defined in Claim 13, further comprising a step of installing the extracted event data in the event test system and generating event based test vectors using the extracted event data by the event based test system to apply the event based test vectors to the device model.

16. (Amended) A method of validating design of complex integrated circuits as defined in Claim 10, further comprising a step of creating a new testbench based on the modified event based test vectors from the event based test system.

Serial No. : 08/941,396  
Filed : August 28, 2001

17. (Amended) A method of validating design of complex integrated circuits as defined in Claim 10, said EDA tools including means for viewing and editing waveforms derived from the testbench created in the IC design data.

18. (Amended) A method of validating design of complex integrated circuits as defined in Claim 10, said event based test system including means for viewing and editing waveforms of event based test vectors extracted from a testbench created in the IC design data and means for changing clock rate and event timing data of the event based test vectors applied to the device model.

19. (Amended) A method of validating design of complex integrated circuits (IC) where a design process is carried out under electronic design automation (EDA) environment, comprising the following steps of:

preparing a device model of an IC to be designed based on IC design data produced under the EDA environment;

linking EDA tools including a simulator with an event based test system;

extracting event format data from data file resulted from executing a testbench produced in the IC design data by the simulator;

installing the extracted event data in the event test system and generating event based test vectors using the event data by the event based test system;